I don’t know that much about FPGA programming and I doubt that any of the existing FPGA miners directly supports these F1 instances. I suspect it’d be a couple weeks/months long project for me to get the miner work on F1 — not quite how I’m planning to spend my time :)